Client's ref.: VIT03-0012

settings

abnormal.

File: 0608-A40044-US/final/dennis/steve

What is claimed is:

10

11

- 1 1. A method of backing up BIOS settings stored in a CMOS memory in a computer system by a DMI memory, the 2 3 method comprising steps of: executing a power on self test (POST) procedure 4 after powering on the computer system; 5 detecting BIOS settings stored in the CMOS memory; 6 7 and writing predetermined BIOS settings stored in the 8 9 DMI memory into the CMOS memory if the BIOS
- 2. The method of claim 1, wherein the computer system subsequently accomplishes the POST procedure if the BIOS settings stored in the CMOS memory are normal.

stored

in

the

CMOS

memory

are

- 3. The method of claim 1, wherein the BIOS settings are backed up in a memory block of the DMI memory.
- 1 4. The method of claim 1, wherein the DMI memory 2 is located in a flash memory.
- 5. A method of backing up BIOS settings stored in a CMOS memory in a computer system by a DMI memory, the method comprising the steps of:
- executing a power on self test (POST) procedure

 after powering on the computer system;
- detecting whether the BIOS settings stored in the
 CMOS memory are normal;

Client's ref.: VIT03-0012

File: 0608-A40044-US/final/dennis/steve

determining whether to ignore a reloading function;

detecting header data of the DMI memory;

determine whether to access the DMI memory according

to whether an enabling signal has been set; and

DMI memory into the CMOS memory.

12

1 6. The method of claim 5, wherein the computer 2 system subsequently accomplishes the POST procedure if 3 the BIOS settings stored in the CMOS memory are normal.

writing predetermined BIOS settings stored in the

- 7. The method of claim 5, wherein the computer system subsequently accomplishes the POST procedure if the reloading function is ignored.
- 1 8. The method of claim 5, wherein the computer 2 system subsequently accomplishes the POST procedure if 3 the DMI memory has no header information.
- 9. The method of claim 5, wherein the computer system subsequently accomplishes the POST procedure if the enabling signal is not set.
- 1 10. The method of claim 5, wherein the BIOS 2 settings are backed up in a memory block of a DMI memory.
- 1 11. The method of claim 5, wherein the DMI memory 2 is located in a flash memory.
- 1 12. A method of backing up BIOS settings stored in 2 a CMOS memory in a computer system into a DMI memory, 3 comprising:
- 4 entering a BIOS setting menu;

Client's ref.: VIT03-0012

File: 0608-A40044-US/final/dennis/steve

querying whether BIOS settings being save after 5 exiting the BIOS setting menu; 6

- backing up the BIOS settings into the DMI memory. 7
- wherein the BIOS claim 12, of method The 13. 1 settings are stored in a memory block of the DMI memory. 2
- The method of claim 12, wherein the DMI memory 14. 1 is located in a flash memory. 2
- method of claim 12, BIOS wherein The 15. 1 settings are not saved if saving BIOS settings after 2 exiting the BIOS settings menu is not required. 3
- A method of backing up a BIOS setting stored in 1 the CMOS memory of a computer system by a DMI memory, the 2 memory block for including а memory IMC 3 predetermined BIOS settings in the computer system, the 4 method comprising the following steps: 5
- storing the predetermined BIOS settings stored in 6 the CMOS memory to the memory block of the DMI 7 memory; 8
- updating the BIOS settings stored in the CMOS memory 9 according to the predetermined BIOS setting 10 stored in the memory block of the DMI memory. 11
 - wherein 16. claim method of The 17. 1 corresponding memory block of the DMI memory is located 2 in a flash memory. 3
 - The method of claim 16, wherein the CMOS memory 18. 1 is located in a south bridge chipset. 2

Client's ref.: VIT03-0012 File: 0608-A40044-US/final/dennis/steve

A computer system for backing up BIOS settings 19. 1 in a memory block of a flash memory, comprising: 2 a central processing unit (CPU); 3 a front side system bus (FSB) for connecting a north 4 bridge chip to the CPU; 5 a double data rate (DDR) memory bus for connecting 6 the north bridge chip to a memory module; 7 an accelerated graphic port (AGP) bus for connecting 8 the north bridge chip to a display card module; 9 a 'peripheral component interconnect (PCI) bus for 10 connecting a south bridge chip to a plurality 11 of peripheral devices; 12 a CMOS memory located in the south bridge chip; and 13 a flash memory located on a motherboard of the 14 wherein the flash memory system, computer 15 first memory block for IMC comprises a 16 memory. 17 The computer system of claim 19, wherein the 20. 1 BIOS settings are stored in the CMOS memory. 2 The computer system of claim 19, wherein the 1 memory block of the flash memory comprises a memory block 2 for the DMI memory, and the DMI memory backs up the BIOS 3 settings. 4